

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
. 10/643,876	08/20/2003	Jen-Ren Huang	COR 130	5215
7.	590 03/22/2005		EXAMINER	
RABIN & BERDO, P.C.			TRAN, LONG K	
Suite 500 1101 14th Stree	et N.W.		ART UNIT	PAPER NUMBER
Washington, DC 20005			2818	
			DATE MAILED: 03/22/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

			H·H			
	Application No.	Applicant(s)				
0.00	10/643,876	HUANG ET AL.				
Office Action Summary	Examiner	Art Unit				
	Long K. Tran	2818				
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address	;			
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by stany reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a . reply within the statutory minimum of thi riod will apply and will expire SIX (6) MOI atute, cause the application to become Al	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communi BANDONED (35 U.S.C. § 133).	ication.			
Status						
1) Responsive to communication(s) filed on 2	0 August 2003.					
	This action is non-final.					
3) Since this application is in condition for allo	<u> </u>					
closed in accordance with the practice und	er <i>Ex parte Quayle</i> , 1935 C.[). 11, 453 O.G. 213.				
Disposition of Claims						
4) ☐ Claim(s) 1 - 4 is/are pending in the applicat 4a) Of the above claim(s) is/are withe 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1 - 4 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and Application Papers 9) ☐ The specification is objected to by the Example 10 ☐ The decretion of the content of the con	drawn from consideration. d/or election requirement.	hu tha Fugarina				
10) The drawing(s) filed on is/are: a) a	· · · · · ·	•				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) ☐ The oath or declaration is objected to by the		•				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the papplication from the International But * See the attached detailed Office action for a	ents have been received. ents have been received in A priority documents have beer reau (PCT Rule 17.2(a)).	Application No received in this National Stage	e			
Attachment(s) I) ☑ Notice of References Cited (PTO-892)	A) Interview	Summary (PTO-413)				
 Notice of References Cited (PTO-692) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB. Paper No(s)/Mail Date 	Paper No(s)/Mail Date nformal Patent Application (PTO-152)				

Application/Control Number: 10/643,876 Page 2

Art Unit: 2818

DETAILED ACTION

Drawings

- 1. Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
- The drawings are objected to under 37 CFR 1.83(a) because they fail to show "the plurality of select transistors are arranged substantially symmetric with respect to the memory cell array" as described in the specification. Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several

Art Unit: 2818

views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "the plurality of select transistors are arranged substantially symmetric with respect to the memory cell array" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an

Art Unit: 2818

application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner. the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1 – 4 are rejected under 35 U.S.C. 103(a) as being anticipated by Ichiqe et al. (US Patent no. 6,845,042).
- 6. Regarding claim 1, Ichige discloses a layout of a flash memory having symmetric select transistors, comprising:

A memory cell array (fig. 41);

A polysilicon gate 21 (fig. 24; col. 20, lines 19 – 24 and 45 – 50) extending in a direction perpendicular to the memory cell array (fig. 30; note: polysilicon gate of the SGD1, SGD2, SGS1 and SGS2 are in perpendicular to the control gate of the memory cell array M0 – M15) with a plurality of pairs of Ss/Ds: SUD and SUS (fig. 30) arranged at two sides thereof for forming a plurality of select transistors; and a wire connecting the plurality of Ss/Ds of the plurality of select transistors and the Ss/Ds of the memory cell array.

Regarding claim **2**, Ichige discloses the wire (conductive) comprises a segment parallel to the polysilicon gate (note: when the polysilicon gate SGD2 and SGD1 being connected).

Regarding claim 3, Ichige discloses a layout of a flash memory having symmetric select transistors, comprising:

A memory cell array (fig. 41);

A polysilicon gate 21 (fig. 24; col. 20, lines 19 – 24 and 45 – 50) extending in a direction perpendicular to the memory cell array (fig. 39; note: polysilicon gate of the ST11, ST12, ST21 and ST22 are in perpendicular to the control gate of the memory cell array M0 – M15) with a plurality of pairs of Ss/Ds: SUD and SUS (fig. 30) arranged at two sides thereof for forming a plurality of select transistors; and a wire connecting the plurality of Ss/Ds of the plurality of select transistors and the Ss/Ds of the memory cell array; wherein the plurality of select transistors are arranged substantially symmetric with respect to the memory cell array (fig. 30).

Regarding claim **4**, Ichige discloses metal (conductive) wire extending from the memory cell array toward the polysilicon gate for connecting the plurality of select transistors to a bit line of the memory cell array (fig. 39).

Application/Control Number: 10/643,876

Art Unit: 2818

Conclusion

Page 6

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long K. Tran whose telephone number is 571-272-1797. The examiner can normally be reached on Mon-Thu.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Long Tran

March 17, 2005

David Nelms
Supervisory Patent Examiner

Technology Center 2800